FEATURES
* Four Independent Gate/Delay Channels
* Wide Range, 50 nSec to over 10 Seconds
* NIM, TTL Inputs; NIM, TTL, ECL Outputs
* Deadtimeless Operation
* Set/Reset Flip-Flop Mode
* Remote Programming via a 0 Volt to 10 Volt Input
* Easily Configured as an Oscillator or a Pulser

GENERAL DESCRIPTION
The Model 7194 Quad Gate/Delay Generator is a CAMAC version of the popular NIM 794 packaged in a double width CAMAC module. In monostable mode, Gate/Delay periods may be adjusted either locally or remotely from less than 50nSec to more than 10 seconds. Each channel also operates in a Set/Reset flip-flop mode. A bright LED indicates an active gate condition. Versatile input and output structures provide compatibility with NIM, ECL, and TTL standards. Further flexibility is afforded by programming jumpers mounted on the printed circuit board. These jumpers allow selected inputs and outputs to be assigned alternate logic functions or polarities.

Time-Base Section
The model 7194 time-base circuit is non-updating and exhibits essentially no deadtime. Monostable Gate/Delay periods are selected by a combination of the RANGE switch and an analog programming input. A monitor test point provides a 0 to 1 Volt output which is proportional to the Gate/Delay period. Setting the Gate/Delay period with an oscilloscope is easily accomplished by pushing the TRIGGER pushbutton. Depressing this switch for more than 0.5 seconds causes the time-base to retrigger at a 1 KHz rate. In the bistable mode, the Gate/Delay period is equal to the interval between the arrival of the trigger and reset functions. The DELAY output always occurs at the trailing edge of the GATE output and its output width may be adjusted by a front panel potentiometer.

Input Section
There are three ways to trigger the Model 7194: (1) TRIGGER Input; (2) OR Input; (3) TRIGGER pushbutton. These functions are enabled in both monostable and bistable modes.

(1), The TRIGGER input is compatible with both positive TTL levels and negative NIM logic. This input presents a high impedance to positive signals and 50 ohms to negative signals. The time-base triggers on the leading edge of the input pulse regardless of its logic type. The gate period is independent of the TRIGGER pulse width.
Input Section (Continued)

(2), OR is a negative NIM logic input which is configured with program jumpers. The OR input is always logically OR'ed with the time base output. Assuming a quiescent time base, the GATE output width is equal to the OR input width. A program jumper enables an alternate OR mode in which the OR input also triggers the time-base. This mode produces a GATE output equal to the width of the OR input or the preset time, whichever is greater. An additional jumper allows OR to be a high impedance or 50 ohms. Note that the high impedance OR input allows multiple channels or multiple modules to be easily daisy-chained and triggered from a single source.

(3), The TRIGGER pushbutton offers two operating modes for manual triggering. In the single trigger pulse mode, a single output is produced by pushing and releasing the switch in less than 0.5 seconds. In retrigger mode, by pushing and holding the switch for more than 0.5 seconds produces a continuous pulse train of 1 KHz as long as the pushbutton is depressed.

In the bistable (FF) position, when the channel is triggered or SET, it remains in that state until reset by the negative NIM compatible RESET input or the RESET pushbutton. The TRIGGER and OR inputs are inhibited from setting the channel when RESET is present. The RESET input is enabled only in the bistable mode.

INHIBIT is a negative NIM compatible input. All outputs are forced to their quiescent state whenever INHIBIT is present. GATE transitions resulting from INHIBIT do not generate DELAY outputs.

A special feature of the Model 7194 is the ANALOG PROGRAMMING input. Enabled by program jumpers, each input accepts 0 to +10 Volt levels and produces a 5% to 105% adjustment of the selected range. The analog voltage is received differentially to relieve the noise and common mode offsets associated with long cable runs.

Output Section

Each channel has five (5) outputs. GATE, complemented GATE, and DELAY are negative NIM current source outputs governed by the trigger rules described above. TTL is a TTL compatible output which can be assigned to either the GATE or DELAY function. A second jumper associated with TTL provides a true or complement feature. ECL is a differential ECL output conforming to CERN Note EP 79-01 and is jumper programmed to be identical to either GATE or DELAY outputs.

MANUAL CONTROL SUMMARY

Range Switch :

A ten position rotary switch selects one of eight full scale times for the monostable range. The remaining two positions are for bi-stable (FF) mode. RANGE positions are: 1µSec, 10µSec, 0.1mSec, 1mSec, 10mSec, 0.1 Sec, 1 Sec, 10 Sec, and two Flip-Flop positions.

Trigger Pushbutton :

Provides a manual trigger function. Single trigger mode is implemented by pressing and releasing in less than 0.5 Seconds. Retrigger mode is implemented by pressing and holding for more than 0.5 Sec. A LED indicates a triggered condition.

Reset Pushbutton :

Provides a manual reset function.

Gate Width Potentiometer :

A 15-turn screwdriver adjustment controls the monostable time-base from approximately 5% to 105% of the selected range in local programming mode. The potentiometer is disabled in remote programming and bistable modes.

Delay Output Width :

A 15-turn screwdriver adjustment controls the width of the delay output from 10nSec to 100nSec. The DELAY output occurs at the trailing edge of the GATE time.
INPUT CHARACTERISTICS

Trigger:
LEMO style connector; 1 K ohm impedance for positive TTL logic levels; 50 ohm for negative NIM logic; Positive LOGIC 0: less than +0.5 Volt; LOGIC 1: greater than +1.5 Volt. Negative NIM logic levels; LOGIC 0: less than ±1mA, (±50mV), LOGIC 1: --14mA, (--700mVolt).

OR:
LEMO style connector; Negative NIM level input, LOGIC 0 = ±50mVolts, LOGIC 1 = --700mVolts. A jumper allows selection of 50 ohm or 1 K ohm input impedance;
“OR is shipped as high impedance input OR”.

Inhibit:
LEMO style connector; Negative NIM input levels; 50 ohm impedance. Forces all outputs to their quiescent state.

Reset:
LEMO style connector; Negative NIM input levels; 50 ohms; Enabled only in bistable mode.

Analog Remote Programming:
Isolated ground LEMO style connector; High impedance, differentially received; An external analog input allows remote programming from 5% to 105% of selected range with 0 to +10 Volt input. Maximum input voltage: Differential = --6 Volt to +12 Volts.
Common Mode = ±6 Volts.
Recommended Input Voltage: Differential = 0 to +10.0 Volts.
Common Mode = ±0.5 Volt.
OUTPUT CHARACTERISTICS

Gate :
Negative NIM current source output; –16mA, (~800mV into 50 ohms). Output duration equals the
RANGE SWITCH setting in conjunction with the GATE WIDTH control setting.

Gate :
Negative NIM current source output; The complement of GATE output.

Test Point Out :
Produces an output voltage from 0 to 1 Volt which is proportional to the GATE output width setting.

Delay :
Negative NIM output pulse; Begins at the trailing edge of GATE output; Width is adjustable from
10nSec to 100nSec.

TTL :
A TTL logic level output; Capable of driving a single 50 ohm load or up to 60 standard TTL inputs.
LOGICAL 1 = 2.7 Volt min. @ 45mA max; LOGIC 0 = 0.5 Volt max. @ –100mA max; The TTL output
can be jumper selected to be GATE, DELAY or their complements.
“TTL is shipped as GATE”.

ECL Outputs :
ECL is a two pin header; 0.025” posts on 0.1” centers. Output is a differential 100 ohm line driver.
Jumper selected to be GATE, DELAY or their complements.
ECL + : Quiescently LOGIC 0 = –1.7 Volt typ. LOGIC 1 = –0.90 Volt typ.
ECL – : Quiescently LOGIC 0 = –0.90 Volt typ. LOGIC 1 = –1.7 Volt typ.
“ECL is shipped as GATE”.

PERFORMANCE SUMMARY

Propagation Delay :

<table>
<thead>
<tr>
<th></th>
<th>TRIGGER to:</th>
<th>RESET to:</th>
</tr>
</thead>
<tbody>
<tr>
<td>GATE</td>
<td>= 11nSec max.</td>
<td>= 11nSec max.</td>
</tr>
<tr>
<td>TTL</td>
<td>= 20nSec max.</td>
<td>= 20nSec max.</td>
</tr>
<tr>
<td>ECL</td>
<td>= 11nSec max.</td>
<td>= 11nSec max.</td>
</tr>
<tr>
<td>OR to:</td>
<td></td>
<td>INHIBIT to:</td>
</tr>
<tr>
<td>GATE</td>
<td>= 8nSec max.</td>
<td>= 6nSec max.</td>
</tr>
<tr>
<td>TTL</td>
<td>= 15nSec max.</td>
<td>= 15nSec max.</td>
</tr>
<tr>
<td>ECL</td>
<td>= 8nSec max.</td>
<td>= 8nSec max.</td>
</tr>
</tbody>
</table>

Dead Time :
The channel may be retriggered immediately upon the completion of the GATE output transition.

Time Jitter :
Less than 0.03% of range.

Temperature Stability :
Less than 400 ppm/°C from 20 °C to 50 °C.

Power Supply Rejection :
GATE width will not change by more than 0.04% of setting for ±5% change in any power supply.

Power Supply : +6V @ 490 mA  +24V @ 75 mA
Requirements – 6V @ 865 mA  –24V @ 85 mA

Operating Temperature :
0 °C to 70 °C ambient.

Packaging :
Standard double-width CAMAC module in accordance with ESONE Report EUR 4100.

Quality Control :
36 hour cycled burn-in with switched power cycles.